home
***
CD-ROM
|
disk
|
FTP
|
other
***
search
/
Developer Source 4
/
developer source - volume 4.iso
/
esysp
/
jul95
/
jenk1f3.gif
< prev
next >
Graphics Interchange Format
|
1996-06-11
|
133KB
|
453x768
|
4-bit (16 colors)
Labels:
text
|
diagram
|
plan
|
schematic
|
rectangle
|
map
OCR:
FIGURE 3 8051 family architecture. SZK ROM PCA 10 8X0528 (8XC575)| 6K ROM Timer 2 in BXC031 Capture! SKC392. 512 RAM Coninare BXC654 in 8XC528,1 Array BK ROM SXC592 : (8XC552, 8XC562. in1 8052, 256 RAM 8XC592) External SXC52 SXC053 in 5052. 8XC552. BXC52, Timer 2 8XC562. BXC552. (8052 SXC575 8XC562. BXC52. AK 8XC652 8XGST5. 8XC528, 8XC652. Counter 128 8SC575) 8X0654 Inputs Interrupt 2K ROM Control ROM in 836751, 54 RAM Time: 3 BIC752 RAM in 810751; 83C752 Timer 0 256 EEPROM 83CB51 CPU 8XC550, 4XC552. 8XC562, 8XC592, &XC732) Bu SCL PC Control POUT I/O Ports IO Serial Port Pors - SDA Port Watchdog IXD RXD Timer (8XC:28, P3 PI-P5-P6 PWM System &XC550. (8XC552. 8XC552. Address! XXC562, 8XC562. #XC575, Dati BXC575. 8XC592, 8XC592) 8XC752 Fixed Rate Timer (830751/2)
